Digital Calibration Algorithm for 2-Stage Cyclic ADC used in 33-Mpixel 120-fps CMOS Image Sensor
نویسندگان
چکیده
This paper proposes a digital calibration algorithm for a 2-stage cyclic analog-to-digital converter (ADC) with 12-bit resolution used in a 33-Mpixel 120-fps CMOS image sensor. A simulation was performed to verify the algorithm with the large values of errors that we set. Results showed that the maximum differential nonlinearity (DNL) was improved to 0.49 LSB from 4.5 LSB, and that the integral nonlinearity (INL) improved to +0.23/−0.27 LSB from +6.27/−1.92 LSB.
منابع مشابه
Preliminary Experiment for Precise and Dynamic Digital Calibration for Two-Stage Cyclic ADC Suitable for 33-Mpixel 120-fps 8K Super Hi-Vision CMOS Image Sensor
An ADC operation and signal processing scheme in the error measurement mode has been developed to determine error coefficients. A preliminary experiment was performed by using an ADC test circuit to verify the scheme’s effectiveness for precise and dynamic digital calibration. The calibration process was performed by using the evaluated values of error coefficients in the proposed way, and the ...
متن کاملA Two-Step A/D Conversion and Column Self-Calibration Technique for Low Noise CMOS Image Sensors
In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors betwee...
متن کامل1/2-Inch megapixel CMOS digital image sensor
The sensor can be operated in its default mode or programmed by the user for frame size, exposure, gain setting, and other parameters. The default mode outputs an SXGA-size image at 30 frames per second (fps). An on-chip analog-to-digital converter (ADC) provides 10 bits per pixel. FRAME_VALID and LINE_VALID signals are output on dedicated pins, along with a pixel clock that is synchronous with...
متن کاملA 1/3.4-inch 2.1-Mpixel 240-frames/s CMOS Image Sensor
This paper proposes a 240 frames/s 2.1 M-pixel CMOS image sensor with column-shared cyclic ADC that consumes low power of 90 μW/column at 1.5 V supply and is applicable to the fine pixel pitch of 2.25 μm. The prototype sensor was fabricated in a 0.13-μm 1P4M CMOS technology. The measured DNL and INL are +0.59/-0.83 LSB and +2.8/-3.6 LSB, respectively. The measured maximum pixel rate is 500 Mpix...
متن کامل1/2-Inch megapixel CMOS digital image sensor
The sensor can be operated in its default mode or programmed by the user for frame size, exposure, gain setting, and other parameters. The default mode outputs an SXGA-size image at 30 frames per second (fps). An on-chip analog-to-digital converter (ADC) provides 10 bits per pixel. FRAME_VALID and LINE_VALID signals are output on dedicated pins, along with a pixel clock that is synchronous with...
متن کامل